# Design of a 31-Level Single-Phase Voltagesource Inverter Producing almost Sinusoidal Voltage Waveform 

Abdul-Kareem M. Obais<br>Department of Electrical Eng, College of Engineering, University of Babylon


#### Abstract

In this paper a single-phase voltage-source inverter of 31 non-zero levels is designed. These levels follow a sinusoidal path and are constructed by using only five dc voltage sources instead of thirty-one as traditionally employed in multilevel technology of voltage-source inverters. Consequently, the total numbers of switching devices and electronic circuitries are largely reduced. The output voltage of this inverter has sinusoidal form and is almost free from harmonics associating conventional types of inverters. No type of conventional Pulse-Width-Modulation is introduced here and the technique is applicable for both resistive and inductive loads. The complete system was designed and implemented on Pspice.


## الخلاصة

في هذا العمل تم تصميم عاكس للفولتية يقوم بتوليد فولتية أحادية الطور ذات واحد وثلاثين مستوى غير صفري متساوية التجاعد وتتبع مسارا جيبي الثكل. هذه المستويات تم تشكيلها باستخدام خمسة مصادر لغولتية التيار المباشر بدلا من إحدى وتلانين مصدرا كما هو مستخدم في التتنيات التقليدية التي تتبنى إنتاج الفولتيات المتعددة المستويات. وصاحب هذا التخفيض في عدد اللصادر تخفيضا كبير في عدد الأجهزة المفتاحية والدوائر الالكترونية اللازمة لها. فولتية الإخراج لهذا العاكس ذات شكل جيبي وخالي تقريبا من التوافقيات الملازمة للعاكسات التقليدية. لم يستخدم في هذا النظام أي نوع من أنواع تعديل عرض النبضة التقار التليدي. وهذه

التقتية ملائمة للأحمال الحثية والأحمال ذات المقاومة النقية. تم إجراء التصميم واختباره باستخدام البرنامج ألتثبيهي (PSpice).

## 1. Introduction

Inverters are the most efficient means of dc to ac power conversion and have an important role in variable ac drive industries. They witnessed an excessive hierarchy of developments throughout the recent years. The multilevel technology is one of those developments where the shaping of the output voltage waveforms of inverters has been assigned as the main target of this technology. Efforts were exerted to construct sinusoidal voltage waveforms at the output of voltage source inverters. The space-vector techniques had adopted the achievement of output voltages constituting sinusoidal envelopes with their average values (Teodorescu et al 2002, Mailah et al 2009). Those techniques had employed intelligent gate drive to design microcontrollers for triggering the switching devices of voltage-source inverters. Researchers, who are interested in multilevel techniques, aspire to approach sinusoidal voltage waveforms at the output of voltage-source inverters (Tolbert et al 1999, Mekhilef and Masaoud 2006, Pandian and Reddy 2008), but this requires large numbers of dc voltage sources and switching devices, in addition to the complex circuitry associating them. Since the number of voltage levels is restricted by the complexity of the inverter circuitry, designers tend to accept limited levels and treat each level by a certain Pulse-Width-Modulation technique besides a proper harmonics elimination technique (Manguelle and Rufer 2001, Kumar et al 2008). Here in the adopted design, thirty-one non-zero levels were constructed for each half cycle of the single-phase voltage at the output of the voltage-source inverter using only five separate dc voltage sources and no type of conventional Pulse-Width-Modulation was employed.

## 2. Construction of a 31-nonzero level unidirectional voltage supply

The system employs five dc voltage sources to construct thirty-one nonzero voltage levels. Fig. 1 states the technique that achieves the above strategy. The multilevel voltage Vmlt is simply the resultant of the activated voltages of the five dc sources, which are controlled by the logic of the five most significant digits of an 8-bit analog-to-digital converter ( 8 -bit ADC). The dc voltage sources are weighted according to the weights of digits controlling them.


Fig. 1 The multilevel voltage production circuit.

If the input of the ADC is the positive half cycle of a sinusoidal voltage signal having amplitude of 10 volts and frequency of 50 Hz , then the voltage Vmlt will exhibit the voltage waveform shown in Fig. 2. Here, $\mathrm{V}_{\mathrm{b}}$ represents the voltage step, which is simply the difference between two adjacent levels and is denoted by the base voltage. The five dc voltage sources will be $\mathrm{V}_{\mathrm{b}}, 2 \mathrm{~V}_{\mathrm{b}}, 4 \mathrm{~V}_{\mathrm{b}}, 8 \mathrm{~V}_{\mathrm{b}}$, and $16 \mathrm{~V}_{\mathrm{b}}$ according to the weights of the five most significant digits controlling their switches $\mathrm{Z} 1, \mathrm{Z} 2, \mathrm{Z}$, Z4, and Z5. For example, DB3, DB4, DB5, DB6, and DB7 control the voltage sources $\mathrm{V}_{\mathrm{b}}, 2 \mathrm{~V}_{\mathrm{b}}, 4 \mathrm{~V}_{\mathrm{b}}, 8 \mathrm{~V}_{\mathrm{b}}$, and $16 \mathrm{~V}_{\mathrm{b}}$ respectively, while the switches $\mathrm{Z} 1^{*}, \mathrm{Z} 2^{*}, \mathrm{Z} 3^{*}, \mathrm{Z} 4^{*}$, and Z5* are controlled by the complements DB3*, DB4*, DB5*, DB6*, and DB7* respectively. Consequently, when a certain Z switch is in OFF state, then the corresponding $Z^{*}$ switch will be in ON state and vice versa. Table (1) shows the truth table of the controlling logic, the status of the switching devices, and the corresponding values of Vmlt.


Table (1) The truth table of the 31- level voltage supply.

| DB7 | DB6 | DB5 | DB4 | DB3 | Z5 | Z4 | Z3 | Z2 | Z1 | Z5* | Z4* | Z3* | Z2* | Z1* | Vmlt |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | OFF | OFF | OFF | OFF | OFF | ON | ON | ON | ON | ON | 0 |
| 0 | 0 | 0 | 0 | 1 | OFF | OFF | OFF | OFF | ON | ON | ON | ON | ON | OFF | Vb |
| 0 | 0 | 0 | 1 | 0 | OFF | OFF | OFF | ON | OFF | ON | ON | ON | OFF | ON | 2 Vb |
| 0 | 0 | 0 | 1 | 1 | OFF | OFF | OFF | ON | ON | ON | ON | ON | OFF | OFF | 3 Vb |
| 0 | 0 | 1 | 0 | 0 | OFF | OFF | ON | OFF | OFF | ON | ON | OFF | ON | ON | 4Vb |
| 0 | 0 | 1 | 0 | 1 | OFF | OFF | ON | OFF | ON | ON | ON | OFF | ON | OFF | 5 Vb |
| 0 | 0 | 1 | 1 | 0 | OFF | OFF | ON | ON | OFF | ON | ON | OFF | OFF | ON | 6 Vb |
| 0 | 0 | 1 | 1 | 1 | OFF | OFF | ON | ON | ON | ON | ON | OFF | OFF | OFF | 7 Vb |
| 0 | 1 | 0 | 0 | 0 | OFF | ON | OFF | OFF | OFF | ON | OFF | ON | ON | ON | 8 Vb |
| 0 | 1 | 0 | 0 | 1 | OFF | ON | OFF | OFF | ON | ON | OFF | ON | ON | OFF | 9 Vb |
| 0 | 1 | 0 | 1 | 0 | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | ON | 10 Vb |
| 0 | 1 | 0 | 1 | 1 | OFF | ON | OFF | ON | ON | ON | OFF | ON | OFF | OFF | 11 Vb |
| 0 | 1 | 1 | 0 | 0 | OFF | ON | ON | OFF | OFF | ON | OFF | OFF | ON | ON | 12 Vb |
| 0 | 1 | 1 | 0 | 1 | OFF | ON | ON | OFF | ON | ON | OFF | OFF | ON | OFF | 13 Vb |
| 0 | 1 | 1 | 1 | 0 | OFF | ON | ON | ON | OFF | ON | OFF | OFF | OFF | ON | 14 Vb |
| 0 | 1 | 1 | 1 | 1 | OFF | ON | ON | ON | ON | ON | OFF | OFF | OFF | OFF | 15 Vb |
| 1 | 0 | 0 | 0 | 0 | ON | OFF | OFF | OFF | OFF | OFF | ON | ON | ON | ON | 16 Vb |
| 1 | 0 | 0 | 0 | 1 | ON | OFF | OFF | OFF | ON | OFF | ON | ON | ON | OFF | 17 Vb |
| 1 | 0 | 0 | 1 | 0 | ON | OFF | OFF | ON | OFF | OFF | ON | ON | OFF | ON | 18 Vb |
| 1 | 0 | 0 | 1 | 1 | ON | OFF | OFF | ON | ON | OFF | ON | ON | OFF | OFF | 19 Vb |
| 1 | 0 | 1 | 0 | 0 | ON | OFF | ON | OFF | OFF | OFF | ON | OFF | ON | ON | 20 Vb |
| 1 | 0 | 1 | 0 | 1 | ON | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | 21 Vb |
| 1 | 0 | 1 | 1 | 0 | ON | OFF | ON | ON | OFF | OFF | ON | OFF | OFF | ON | 22 Vb |
| 1 | 0 | 1 | 1 | 1 | ON | OFF | ON | ON | ON | OFF | ON | OFF | OFF | OFF | 23 Vb |
| 1 | 1 | 0 | 0 | 0 | ON | ON | OFF | OFF | OFF | OFF | OFF | ON | ON | ON | 24 Vb |
| 1 | 1 | 0 | 0 | 1 | ON | ON | OFF | OFF | ON | OFF | OFF | ON | ON | OFF | 25 Vb |
| 1 | 1 | 0 | 1 | 0 | ON | ON | OFF | ON | OFF | OFF | OFF | ON | OFF | ON | 26 Vb |
| 1 | 1 | 0 | 1 | 1 | ON | ON | OFF | ON | ON | OFF | OFF | ON | OFF | OFF | 27 Vb |
| 1 | 1 | 1 | 0 | 0 | ON | ON | ON | OFF | OFF | OFF | OFF | OFF | ON | ON | 28 Vb |
| 1 | 1 | 1 | 0 | 1 | ON | ON | ON | OFF | ON | OFF | OFF | OFF | ON | OFF | 29 Vb |
| 1 | 1 | 1 | 1 | 0 | ON | ON | ON | ON | OFF | OFF | OFF | OFF | OFF | ON | 30 Vb |
| 1 | 1 | 1 | 1 | 1 | ON | ON | ON | ON | ON | OFF | OFF | OFF | OFF | OFF | 31 Vb |

When a precision full-wave rectifier for a 10 V peak sinusoidal waveform, produces the analogue input to the 8 -bit ADC, the path of thirty-one voltage levels of Vmlt will follow the shape of the positive halves of a sinusoidal voltage waveform as shown in Fig .3a. The multilevel voltage Vmlt will actually be the main supply of a somewhat modified single-phase voltage-source inverter bridge to form the sought inverter. Since the conventional single-phase voltage-source inverter is characterized by reversing the current and voltage through the load, its output will attain sinusoidal form as shown in Fig.3b.


Fig. 3 (a) The 31-level voltage supply, (b) the inverter load voltage.

### 2.1 The fundamental component of the inverter load voltage

A seven nonzero-level voltage is suggested here for simplifying the derivation of the fundamental component of any N -level load voltage. Fig. 4 shows this voltage. Vmsin$\omega t$ is the voltage desired to be generated. It is a sinusoidal voltage of amplitude Vm and angular frequency $\omega . \mathrm{V}_{\mathrm{L}}$ is the multilevel voltage, which is built of sevennonzero levels. Note that the total number of voltage levels (including the zero level) is eight and the voltage step $\left(\mathrm{V}_{\mathrm{b}}\right)$ is $\mathrm{Vm} / 8$. If a multilevel voltage of N -nonzero levels is required to be constructed, then the voltage step will be $\{\mathrm{Vm} /(\mathrm{N}+1)\}$. Substituting for $\omega$ t by $\theta$, the height of the shaded rectangular in Fig. 4 is given by:
$k V_{b}=V m \sin \theta_{k}$
Where $K$ is the number of a certain voltage level and varies from 0 to $N . \theta_{k}$ is equated to be:

$$
\begin{align*}
\theta_{k} & =\sin ^{-1}\left(k V_{b} / V m\right) \\
& =\sin ^{-1}(k /(N+1)) \tag{2}
\end{align*}
$$

Where $\mathrm{Vm} / \mathrm{V}_{\mathrm{b}}=\mathrm{N}+1$.


Fig. 4 Seven-level voltage construction.
The fundamental component $\mathrm{a}_{1}$ of the load voltage $\mathrm{V}_{\mathrm{L}}$ is determined by using Fourier series as follows (Wylie 1975):

$$
\begin{align*}
a_{1} & =(1 / \pi) \int_{0}^{2 \pi} V_{L} \sin (\theta) d \theta \\
& =\sum_{k=0}^{k=N}(4 / \pi) \int_{\theta_{k}}^{\theta_{k+1}} k V_{b} \sin (\theta) d \theta \\
& =\sum_{k=0}^{k=N}\left(4 k V_{b} / \pi\right)\left(\cos \left(\theta_{k}\right)-\cos \left(\theta_{k+1}\right)\right) \\
& =\sum_{k=0}^{k=N}\left(4 k V_{b} / \pi\right)\left(\sqrt{1-(k /(N+1))^{2}}-\sqrt{1-((k+1) /(N+1)}^{2}\right) \tag{3}
\end{align*}
$$

The ratio $\left(\mathrm{a}_{1} / \mathrm{Vm}\right)$ is computed for values of N from 3 to 255 and then plotted against these values as shown in Fig. 5. It is obvious that this ratio tends to unity while N is increasing. Table (2) shows the numeric variations of $\mathrm{a}_{1} / \mathrm{Vm}$ and $\mathrm{V}_{\mathrm{b}}$ against N when Vm is 320 volts. It is recommended here to mention that the operating frequency of $V_{L}$ is unlimited, but it is obviously understood to be within the usual ac drive ranges.


Table (2) The variations of load voltage fundamental with nonzero levels.

| Number of nonzero <br> voltage levels, $\mathbf{N}$ | Fundamental <br> component, $\mathbf{a}_{\mathbf{1}}$ (volts) | Base voltage, $\mathbf{V}_{\mathbf{b}}$ <br> $($ volts $)$ | Percentage (a/2/Vm) <br> $(\mathbf{1 0 0 \%})$ |
| :---: | :---: | :---: | :---: |
| 3 | 254.34 | 80 | 79.17 |
| 7 | 289.41 | 40 | 90.44 |
| 15 | 305.55 | 20 | 95.484 |
| 31 | 313.13 | 10 | 97.85 |
| 63 | 316.74 | 5 | 98.98 |
| 127 | 318.49 | 2.5 | 99.52 |
| 255 | 319.34 | 1.25 | 99.79 |

## The proposed inverter design scheme

The schematic diagram of the proposed inverter is shown in Fig. 6. The 50Hz signal having amplitude of 10 V is full-wave rectified and fed to the 8 -bit ADC, which converts it to digital at a frequency of 100 KHz . The five most significant digits of the 8 -bit ADC are employed with their complements to control the Z and the $\mathrm{Z}^{*}$ switching devices which are insulated-gate-transistors driven by proper electrically insulated electronic circuits. The positive and negative half cycles of the load voltage are demonstrated according the voltage-source bridge performance constructed by S1, S2, S3, and S4.


## The 31-non-zero levels inverter circuit diagram:

Fig. 7 shows the whole system circuit diagram which is designed on PSpice. All the datasheets of the electronic parts were taken into account during the design process. It is recommended here to concern the circuits of this diagram separately for the sake of stating the system performance. The circuit diagram follows the schematic diagram shown in Fig. 7 and hence there are three main circuits to be identified here.


## ملة بلمcة بالل / العوم الحرفة والتطبيقة / الحد (5) / المبلد (19) : 2011

## 4. 1 The controlling circuit

This circuit is shown in Fig. 8. It consists of three sub circuits, which are the precision full-wave rectifier, analog-to-digital converter, and the zero-crossing
detector. The full-wave rectifier precision circuit is a standard one and its function is the full-wave rectification of a sinusoidal voltage having amplitude of 10 volts and frequency of 50 Hz (Malmstadt et al 1981). The rectified voltage, which is varying between 0 and 10 volts, is exerted at the input of the 8 -bit ADC. The ADC outputs DB7, DB6, DB5, DB4, DB3, DB2, DB1, and DBo will be all high when its input is 10 volts and all low at zero input. Only the most five significant digits DB7, DB6, DB5, DB4, and DB3 are used. Consequently, the above action reveals the behavior of a 5-bit ADC. The zero-crossing detector prepares the square waveforms required for operating a conventional voltage-source inverter. Fig. 9 shows the signal waveforms of this circuit.


Fig. 8 The controlling circuit

The latter circuit is the triggering circuit, which consists of six digital inverters. The outputs of them are the logic compliments of DB7, DB6, DB5, DB4, DB3, and Vs, which will be used later for triggering the power circuit switching devices. The circuit diagram of $\mathbf{F i g} \mathbf{. 8}$ states the function of this sub circuit.


Vin


DB7

## 4. 2 The driving circuit

The diving circuit includes fourteen identical sub circuits as obviously indicated in the whole circuit diagram shown in Fig. 7. Each sub circuit is designed according to the datasheet of the switching device to be driven which is an insulated-gate bipolar transistor (IGBT) of the type IRGBC40F. Fig. 10 shows the driving circuit of the IGBT Z5. The resistance $\mathrm{R}_{\mathrm{ON}}$ is chosen to be greater than $\mathrm{R}_{\mathrm{OFF}}$ for forbidding the instantaneous commutation of toggling IGBT's by completing the turning off for a


Fig. 10 The driving circuit of the IGBT Z*5.
certain IGBT before the conduction of the other (Rashid 2001). For example the IGBT's Z 1 and $\mathrm{Z} 1^{*}$ are two toggling switching devices and hence when one of them
is required to be ON the other must be OFF and vice versa. Fig. 11 shows the gate currents of Z1 (iGZ1) and Z1* (iGZ1*). Note that iGZ1 is the IGBT input capacitance $\left(\mathrm{C}_{\mathrm{GS}}\right)$ charging current flowing through $\mathrm{R}_{\mathrm{ON}}$, while $\mathrm{iGZ} 1 *$ is the discharging current flowing through $\mathrm{R}_{\text {OfF }}$. When this capacitance charges to more than 12 volts, the device will be fully conducting and when its voltage falls to below 5 volts; this means that the device is completely OFF. Note that the charging process takes more time than discharging process.

## 4. 3 The power circuit

This circuit is shown in Fig. 12 and it consists of two sub circuits. The first sub circuit is the most important one, since it builds the multilevel voltage shown in Fig. 1. The switching devices of this sub circuit are functioning according to Table (1). It is required for this inverter to supply a sinusoidal voltage of amplitude of 320 volts and frequency of 50 Hz . The base voltage $\mathrm{V}_{\mathrm{b}}$ is calculated to be 10 volts and hence the maximum voltage level $\left(31 \mathrm{~V}_{\mathrm{b}}\right)$ shown in Fig. 3b, will exhibits 310 volts in the neighborhood of $t=5 \mathrm{msec}$. The second sub circuit is a modified single-phase voltage source bridge (Skvarenina 2001). It consists of three parts; a smoothing circuit, a freewheeling circuit, and an inverter bridge assigned by $\mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 3$, and S 4 .

The inverter bridge is conventional and is operating according to the sequence that S1 and S2 are ON when the status of the controlling signal Vs, is high and S3 and S4 are ON when the controlling signal Vs* is high. Note that Vs* is the logic complement of Vs.

The smoothing circuit consists of a capacitor C 1 in series with the parallel combination of L1 and DSM. C1 helps to smooth the load voltage envelope while L1 serves as a current limiter and DSM serves as a freewheeling path for the energy stored in L1 (Millman and Halkias 1983).

The freewheeling circuit is a series combination of C 2 , the two anti-parallel freewheeling diodes FWD1 and FWD2, and the parallel combination of C4 and L2. When the load is inductive, this circuit is operated manually by using the switch SL. During resistive loads, SL is open. The value of the capacitor C2 is decided by the value of the reactive load current. L2 is a current limiter and C4 is a limiter of rapid voltage changes. The IGBT used is characterized by $\mathrm{V}_{\text {CEmax }}$ (Maximum collector to emitter voltage) $=600 \mathrm{~V}, \mathrm{I}_{\mathrm{Cmax}}$ (Maximum collector current) $=49 \mathrm{~A}, \mathrm{P}_{\mathrm{CMAX}}$ (Maximum collector dissipation $)=160 \mathrm{~W}, \mathrm{~V}_{\text {CEsat }}$ (Collector to emitter saturation voltage) $<1.8 \mathrm{~V}$, and $\mathrm{C}_{\mathrm{GS}}$ (input capacitance) $=1.04 \mathrm{nF}$. The voltage source V 6 is employed to
compensate for the total voltage drop across the conducting IGBTs (seven IGBTs are conducting at the same time). Ten volts for this source is sufficient for compensation.


Fig. 12 The power circuit of the 31 -level single-phase voltage source inverter.

## 5. Results

The system was tested on PSpice at $27 \mathrm{C}^{\circ}$ for both resistive and inductive loads. For resistive loads, the inverter operating frequency was 50 Hz , the rms load voltage required was 220 volts, and the rated load impedance was 10 ohms. For inductive load loads, the inverter frequency was changed in the range of 25 Hz to 75 Hz and the load voltage was changed in such a manner that a constant voltage to frequency ratio was guaranteed during ac drive applications, which required constant torques. The load voltage value can be controlled by adjusting the value of the base voltage $\mathrm{V}_{\mathrm{b}}$ within voltage sources V1, V2, V3, V4, and V5. This action can be achieved automatically, if controlled rectifiers produce these five sources. Fig. 13 shows the voltage and current waveforms associating two different resistive loads. Fig. 14 shows two inductive loads operating at nominal frequency ( 50 Hz ) and rated voltage ( 220 volts rms ) with a power factor of 0.8 . The first load is running at full load while the second is running at half-full load.



Fig. 14 Voltage and current waveforms for a 0.8 p.f inductive load, (a) $Z_{L}=10 \Omega$, (b) $Z_{I}=20 \Omega$.

Fig. 15 shows voltage and current wavetorms for a load running at $25 \mathrm{~Hz}, 50 \mathrm{~Hz}$, and 75 Hz . For the three load conditions, voltage to frequency ratio was kept constant by changing $\mathrm{V}_{\mathrm{b}}$ for each case. $\mathrm{V}_{\mathrm{b}}$ was adjusted to 5 volts, when the required frequency f was 25 Hz and adjusted to 15 volts when f was 75 Hz . The load impedance $\mathbf{Z}_{\mathbf{L}}$ in that
case had $\mathbf{R}=8.5 \Omega$ and $\mathbf{L}=16.8 \mathrm{mH}$. Consequently, $\mathbf{Z}_{\mathbf{L}}$ was calculated to be $8.9 \Omega$ for $\mathrm{f}=25 \mathrm{~Hz}, 10 \Omega$ for $\mathrm{f}=50 \mathrm{~Hz}$, and $11.61 \Omega$ for $\mathrm{f}=75 \mathrm{~Hz}$. The power factor values for those cases were $0.955,0.85$, and 0.732 .


Fig. 15 Voltage and current waveforms for a load having $R=8.5 \Omega$ and $\mathrm{L}=16.8 \mathrm{mH}$ under variable ac drive operation.

The voltage to frequency ratio was calculated and plotted against frequency as shown in Fig. 16. It is obvious that this ratio is almost constant.


Fig. 16 voltage to frequency rato under ac drive operation.

## 5. Conclusion

The new approach has succeeded in the production of a sinusoidal voltage waveform for high power purposes. In addition, it offers the possibility of the extension to high voltage dc transmission technology where pure sine waves are the
utmost aspirations. The three-phase configuration is possible and it will certainly be the future work of this approach. The fundamental component of the produced voltage in Table (2) leads to the conclusion that, the best numbers of nonzero levels are rounded by 15 and 31, which are revealing a good compromise between quality and economical cost. Since the fundamental component of the 31-level voltage is very close to the desired voltage amplitude, the harmonic components associating the generated voltage are almost negligible. The current waveforms for both resistive and inductive loads reflect sinusoidal behaviors.

This technique is characterized by the reduction of numbers of power voltage sources and switching devices. The number of voltage sources is reduced to $\log _{2}(\mathrm{~N}+1)$ instead of N . Consequently, the number of switching devices will be reduced in the same manner. It is obvious that this technique is economically utilized.

## References

Kumar J., Das B., and Agarwal P. (2008) Selective harmonic elimination technique for a multilevel inverter. Fifteen National Power Systems Conference (NPSC), December 2008, Bombay, pp 608-613.
Mailah N. F., Bashi S. M., Aris I., and Mariun N. (2009) Neutral-point-clamped multilevel inverter using Space Vector Modulation. European Journal of Scientific Research ISSN 1450-216X, 28: 82-91.
Malmstadt H. V., Enke C. G., Crouch S. R. (1981) Electronics and instrumentation for scientists. Th Benjamin/ Cumming Company, Inc, pp 543.
Manguelle J. S. and Rufer A. (2001) Asymmetrical multilevel inverter for large induction machine drives. Electrical Drives and Power Electronics International Conference, October 3-5, Slovakia pp 101-107.
Mekhilef S. and Masaoud A. (2006) Xilinx FPGA based multilevel PWM single phase inverter. Online at http:\#ejum.fsktm.um.my © 2006 Engineering eTransction, University of Malaya, 1: 40-45.
Millman J. and Halkias C. (1983) Integrated electronics: analogue and digital circuits and systems. McGraw-Hill, Inc, pp 911.
Pandian G. and Reddy S. R. (2008) Implementation of multilevel inverter-induction motor drive. Journal of Industrial Technology, 24: 1-6.
Rashid M. (2001) Power electronics handbook. Academic Press, pp 892.
Skvarenina T. (2001) The power electronics handbook. CRC Press, pp 626.
Teodorescu R., Blaabjerg F., Pedersen J. K., Cengelci E., and Enjeti P. N. (2002) Multilevel inverter by cascading industrial VSI. IEEE Transactions on Industrial
Tolbert L. M. and Habetler T. G. (1999) Novel multilevel inverter-carrier based PW Mmethod. IEEE Transactions on Industry Applications, 35: 1098-1106.
Wylie C. R. (1975) Advanced engineering mathematics. McGraw-Hill, Inc, pp 937.

