## ol

# Design of a Three-phase Inverter for Variable AC Drive Purposes using a Pulse Width Based on a New Strategy Modulation 

Abdul-Kareem M.Obais<br>Department of Elect. Eng. College of Engineering University of Babylon


#### Abstract

In this paper, a pulse width modulation (PWM) technique based on a new strategy is presented first. A three-phase voltage-source inverter based on this technique is then designed for variable AC drive purposes. The new strategy concerns the phase conditioning of the modulating signals such that almost pure sinusoidal balanced three-phase currents are supplied to the induction motor during variable speed operation. The harmonic distortion associating the inverter output currents is negligible. The inverter frequency can be varied from its nominal value ( 50 Hz ) to one-fourth its nominal value $(12.5 \mathrm{~Hz})$ keeping constant voltage to frequency ratio. A complete design for this inverter is presented and the whole system is tested on Pspice.


## الخلاصة



## 1. Introduction

PWM techniques are used to develop the performance of three-phase inverters such that they approximately yield sinusoidal phase currents. Conventional PWM techniques were applied first on inverters supplying three-phase inductive loads such as induction motors [Rashid 2001, Skkvarenina 2001]. The output currents of those inverters suffered from harmonic distortion and unbalance problem. Many developing strategies were applied on conventional PWM to present new configurations. Some of these new techniques aim to design three-phase inverters capable of supplying loads with phase currents having almost sinusoidal waveforms and small harmonic distortion [Thunes et al 1997]. Other techniques are tending to design three-phase inverters yielding three-phase voltages having average values shaping sinusoidal waveforms. The latter techniques are classified into two categories. The first one is dealing with inverters supplied from a single DC voltage source [Jung et al 2004]. The microcontrollers used for the gate drives of these inverters are responsible for producing phase voltages having average values forming almost sinusoidal envelopes. The second is dealing with what are known as multilevel three-phase inverters [Tolbert et al 2000, Tolbert et al 2002, Mariethoz and Rufer 2004, Chiasson et al 2005, Bao et al 2006]. These inverters are cascaded and employing more than one DC voltage source for constituting phase voltages.

Most of the PWM techniques use microcontrollers to design the inverter gatedrive circuitries. For the variable AC drive purposes, the microcontrollers need memories of larger sizes in order to satisfy constant voltage-to-frequency ratio requirements. Here in this work a complete three-phase inverter is designed for driving three-phase induction motor in variable speed mode. No microcontroller is

## 

used and real time operation is employed. The designed inverter is a voltage-source type based on the application of a new strategy on the conventional PWM. This new strategy guarantees sinusoidal phase-currents with constant voltage-to-frequency ratio and negligible harmonic distortion.

## 2. Single-phase voltage-source inverter based on the new technique

In order to state the design approach of the sinusoidal three-phase inverter, it is better to start the design procedure with a single-phase inverter verifying sinusoidal current output with negligible harmonic distortion. The technique used to achieve such a task is a PWM based on the forward new strategy. Fig. 1 shows a single-phase inductive load $Z_{L}=R_{L}+j X_{L}$ supplied by a single-phase voltage-source inverter driven by a controller based on conventional PWM technique. The power factor angle of the load is $\varphi=\tan ^{-1}\left(\mathrm{X}_{\mathrm{L}} / \mathrm{R}_{\mathrm{L}}\right)$. Esin$\omega$ t is a sinusoidal signal of amplitude E and angular frequency $\omega=2 \pi f$. Here f represents the inverter main frequency or the frequency of the modulating signal $\mathrm{V}_{\text {MOD }} . \mathrm{V}_{\mathrm{C}}$ is a triangular waveform and is called the carrier signal and its frequency is called the carrier frequency $f_{C}$. Note that $f_{C}$ is much greater than


Fig. 1 (a) The single-phase voltage source inverter, (b) its conventional PWM circuit.

A load test applied on the inverter of Fig. 1 at modulating frequency of 50 Hz and a carrier frequency of 1 KHz had given the voltage and current waveforms shown in Fig.2. It is found that the load current $\mathrm{i}_{\mathrm{L}}$ is distorted and non-sinusoidal. Now if the PWM circuit is modified such that a lead $\theta$ is added to the modulating signal, then

## مبلة بامعة بالل / العاوم الصر فة والتطبيقة/ العدد (3) / الهلد (15) : 2008



Fig. 2 Voltage and current waveforms of a single-phase voltage-source inverter driven by conventional $P W M$ at $f_{C}=1 \mathrm{KHz}$ and $f=50 \mathrm{~Hz}$.
$\mathrm{V}_{\text {MOD }}$ will equal to Esin $(\omega t+\theta)$. The modified circuit is shown in Fig.3. Note that the conventional PWM circuit represents the case at which $\theta=$ zero. For a value of


Fig. 3 The modified PWM circuit.
$\theta$ equal to $90^{\circ}$, a load test is applied. The results for this test are shown in Fig.4. Again, the load current waveform is highly distorted.

## مبلة بامعة بالب / العاوم الصرفة والنطبيفةة/ العدد (3) / الهلد (15) : 2008



Fig. 4 Voltage and current waveforms corresponding to a lead angle $\boldsymbol{\theta}$ of $\mathbf{9 0}^{\mathbf{o}}$.
Our task is how to find a certain lead angle at which the load current is almost pure sinusoidal with negligible harmonic distortion. Experiments lead to a conclusion that when $\theta=\varphi$, then this case represents the optimal lead angle. Fig. 5 shows a modulating signal having a lead angle equal to $\varphi$. As it is seen, the load current has sinusoidal shape and is somewhat symmetrical around the vertical axis. The ripples accompanying the output current waveforms can be easily treated by increasing the carrier frequency
When the modulating frequency is varied, then the load impedance seen by the inverter will have a new value and this is because the reactive term of $\mathrm{Z}_{\mathrm{L}}=$ $\mathrm{R}_{\mathrm{L}}+\mathrm{j} 2 \pi \mathrm{fL}$ is frequency dependent. Hence, the power factor angle will have a larger value when the modulating frequency is stepped up and a smaller value when the frequency is stepped down. Consequently, a variable frequency inverter requires a pulse width modulation technique provided with an automatic lead angle control to verify the requirements of sinusoidal current output. For AC drive purposes, a constant voltage to frequency ratio (V/f) is required for constant maximum torque.

Hence, the current

## ملة بامعة بابل / العاوم الصر فة والنطبيةة/ العدد (3) / الهلد (15) : 2008



Fig. 5 Voltage and current waveforms corresponding to the case where $\boldsymbol{\theta}=\boldsymbol{\varphi}$.
must be controlled in such a manner that the amplitude of the phase voltage $\left(\mathrm{V}_{\mathrm{m}}=\mathrm{I}_{\mathrm{m}}\left|\mathrm{Z}_{\mathrm{L}}\right|=\sqrt{ } 2 \mathrm{~V}\right)$ will verify a constant voltage to frequency ratio.

### 2.1 The modified PWM circuit design

Fig. 6 shows the modified single-phase PWM circuit. This circuit is provided with a frequency dependent lead phase-shifting network and a carrier signal generator governing its output amplitude according to the modulating frequency f . The lead phase-shifting network is designed in such a manner that the sinusoidal waveform will suffer a lead phase-shift equal to the power factor angle $\varphi$ of the load impedance at the operating frequency
f.

The nominal
modulating frequency $f_{o}$ for the modified single-phase PWM circuit is chosen to be 50 Hz and the variation range of this frequency is restricted within 50 Hz to 12.5 Hz . This leads to the possibility of induction motor speed control range from rated value to one fourth its rated value. An inductive load of 0.8 lagging power factor is a reasonable steady state representation of a single-phase induction motor at the nominal frequency $f_{0}$. The sinusoidal waveform generation circuit is composed of two sub circuits; the first is generating a triangular waveform and the second is converting the triangular waveform to a sinusoidal one at the same frequency. The frequency of this waveform is given by [Millman and Halkias 1983]
(1) $f=\frac{R_{3}}{4\left(R_{1}+R_{2}\right) R_{4} C_{1}}$

## 



Fig. 6 The modified PWM circuit for variable AC drives.
Zero setting of $\mathrm{R}_{1}$ yields a frequency of 50 Hz , while 10 k setting corresponds to a frequency of 12.5 Hz . Note that when the circuit parameters $\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{R}_{3}, \mathrm{R}_{4}$, and $\mathrm{C}_{1}$ values in Fig. 6 are directly substituted in equation(1) then the frequency $f$ will be a bit smaller than practical one. This is because of the internal parameters of the operational amplifier U1A and U1B, which are taken into account during design process. The triangular to sinusoidal waveform conversion is done properly by accurate determination of circuit parameters, definitely the quiescent points of the $\begin{array}{lllllll}\text { signal diode } & D_{1}, & D_{2}, & D_{3}, & D_{4}, & D_{5}, & \text { and }\end{array} \quad D_{6}$. The lead phase-shifting circuit introduces a lead phase-shift depending on the frequency of the sinusoidal input voltage $\mathrm{V}_{\text {sin }}$. The overall voltage gain of this circuit is
closely
approximated
to:

$$
\begin{equation*}
\text { Gain }=\frac{V_{M O D}}{V_{\text {sin }}}=\frac{10.1(1+j 0.025 f)^{2}}{22-0.00175 f^{2}+j 0.825 f}=K_{1} \angle \theta \tag{2}
\end{equation*}
$$

Where $K_{1}$ is the absolute value of the gain and is given by

$$
\begin{equation*}
K_{1}=\frac{10.1\left(1+0.000625 f^{2}\right)}{\sqrt{\left(22-0.00175 f^{2}\right)^{2}+0.6806 f^{2}}} \tag{3}
\end{equation*}
$$

$\theta$ is the phase lead angle and is given by

$$
\begin{equation*}
\theta=2 \tan ^{-1}(0.025 f)-\tan ^{-1}\left(\frac{0.825 f}{22-0.00175 f^{2}}\right) \tag{4}
\end{equation*}
$$

## 

The practical measurements of this circuit had given the results shown in Table (1).
Table (1) $K_{1}$ and $\boldsymbol{\theta}$ variations against the modulating frequency $f$

| Frequency <br> $(\mathrm{Hz})$ | Absolute gain $\left(\mathrm{K}_{1}\right)$ |  | Lead phase angle $(\theta)$ in degrees |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Measured | Calculated | Measured | Calculated |
| 50 | 0.5951 | 0.5770 | 37.80 | 35.84 |
| 40 | 0.5437 | 0.5300 | 30.24 | 30.20 |
| 33.333 | 0.5187 | 0.5027 | 27.00 | 25.70 |
| 25 | 0.4936 | 0.4800 | 20.61 | 18.62 |
| 20 | 0.4837 | 0.4700 | 16.20 | 15.37 |
| 12.5 | 0.4767 | 0.4610 | 10.38 | 9.40 |

The calculated values of $\mathrm{K}_{1}$ and $\theta$ are directly obtained from equations (3) and (4). They are a bit smaller than those obtained by direct measurements. This is because of ignoring the internal parameters of the operational amplifier U5 and the resistance $\mathrm{R}_{34}$ during the voltage gain determination. Note that the measured values of $\theta$ are quite coinciding with the power factor angle $\varphi$ of the load impedance. Note that the power factor of the inductive load is 0.8 at the nominal frequency $(50 \mathrm{~Hz})$.

The carrier signal generator includes two sub circuits; the first is an adjustable frequency triangular waveform generator, and the second is a governed non-inverting amplifier. The voltage gain of this amplifier is given by

$$
\begin{equation*}
K_{2}=\frac{\left(R_{22}+R_{23}\right)}{\left(R_{22}+R_{23}+R_{24}\right)}\left(1+\frac{R_{26}}{R_{25}}\right)=6.6 \frac{\left(R_{22}+3300\right)}{\left(R_{22}+60300\right)} \tag{5}
\end{equation*}
$$

The variable resistance $\mathrm{R}_{22}$ is mounted on the same shaft with the resistance $\mathrm{R}_{1}$, which is governing the inverter modulating frequency f. Since $\mathrm{R}_{1}$ and $\mathrm{R}_{22}$ are matched, $\mathrm{K}_{2}$ will be modulating frequency dependent and this is clearly indicated in Table (2).

Table (2) $K_{2}$ variations against the modulating frequency $f$

| $\mathrm{R}_{22}=\mathrm{R}_{1}$ <br> $(\mathrm{~K} \Omega)$ | Modulating <br> Frequency $(\mathrm{Hz})$ | $\mathrm{K}_{2}$ <br> Measured |
| :---: | :---: | :---: |
| 0 | 50 | 0.361 |
| 0.866 | 40 | 0.450 |
| 1.700 | 33.33 | 0.532 |
| 3.350 | 25 | 0.690 |
| 5.035 | 20 | 0.842 |
| 10 | 12.5 | 1.249 |

The conventional PWM circuit compares the modulating signal $\mathrm{V}_{\text {MOD }}$ with the carrier signal $\mathrm{V}_{\mathrm{C}}$. The output of the comparator U 7 A is dependent on the amplitudes of both signals. $\mathrm{V}_{\text {MODpeak }}=\mathrm{K}_{1} \mathrm{~V}_{\text {sinpeak }}$ and $\mathrm{V}_{\text {Cpeak }}=\mathrm{K}_{2} \mathrm{~V}_{\text {tr2peak }}$. The circuit of Fig. 6 is designed such that $\mathrm{V}_{\text {sinpeak }}=1.72 \mathrm{~V}$ and $\mathrm{V}_{\text {Cpeak }}=2.72 \mathrm{~V}$. $\mathrm{V}_{\text {MODpeak }}$ to $\mathrm{V}_{\text {Cpeak }}$ ratio is governing the voltage-to-frequency ratio and is denoted by K , which is given by

$$
\begin{equation*}
K=\frac{V_{\text {MoDpeak }}}{V_{\text {Cpeak }}}=\frac{1.72 K_{1}}{2.72 K_{2}}=0.6324 \frac{K_{1}}{K_{2}} \tag{6}
\end{equation*}
$$

## 

Table (3) shows the variation of K with the inverter main frequency f . The building up of load current is dependent on the load impedance time constant $\tau=\mathrm{L} / \mathrm{R}_{\mathrm{L}}$ and the status of the PWM signal which is coherently affected by the value of K. A single pulse of a PWM train is a rectangular waveform. Its positive portion is called $T_{\text {on }}$ and its negative potion is called $\mathrm{T}_{\text {off. }} \mathrm{T}_{\mathrm{C}}$ denotes the repetition time of this waveform, and is equal to $1 / f_{C}=T_{\text {on }}+T_{\text {off }}$. When $T_{\text {on }}$ is so much greater than $T_{\text {off, }}$, then the load current will hastily build up in magnitude. If $\mathrm{T}_{\text {on }}$ is less than $\mathrm{T}_{\text {off }}$, then the load current will build down in magnitude.

Table (3) $K$ variations against $f$

| $\mathrm{f}(\mathrm{Hz})$ | $\mathrm{K}_{1}$ | $\mathrm{~K}_{2}$ | K |
| :---: | :---: | :---: | :---: |
| 50 | 0.5770 | 0.361 | 1.012 |
| 40 | 0.5300 | 0.450 | 0.917 |
| 33.33 | 0.5027 | 0.532 | 0.600 |
| 25 | 0.4800 | 0.690 | 0.440 |
| 20 | 0.4700 | 0.842 | 0.353 |
| 12.5 | 0.4610 | 1.249 | 0.233 |

All the circuit parameters of Fig. 6 are determined taking into account an inductive load of 0.8 power factor at the nominal frequency $\mathrm{f}_{0}=50 \mathrm{~Hz}$. Hence, the load impedance at $f_{o}$ can be written as: $Z_{L}\left(f_{o}\right)=\left|Z_{L}\left(f_{o}\right)\right|(0.8+j 0.6)$, where $\left|Z_{L}\left(f_{o}\right)\right|$ is the absolute value of the load impedance at $f_{0}$. If a factor $n$ is defined as $n=f / f_{0}$, then the absolute value of the load impedance at any frequency is given by

$$
\begin{equation*}
\left|Z_{L}(f)\right|=\left|Z_{L}\left(f_{o}\right)\right| \sqrt{0.64+0.36 n^{2}} \tag{7}
\end{equation*}
$$

To keep constant voltage to frequency ratio, the ratio of the phase voltage at $\mathrm{f}_{0}$ to the phase voltage at any frequency must equal to $1 / n$. This can be written as:

$$
\begin{align*}
& \frac{I_{L}\left(f_{o}\right)\left|Z_{L}\left(f_{o}\right)\right|}{I_{L}(f)\left|Z_{L}\left(f_{o}\right)\right| \sqrt{0.64+0.36 n^{2}}}=\frac{1}{n} \text {, or } \\
& I_{L}(f)=\frac{n}{\sqrt{0.64+0.36 n^{2}}} I_{L}\left(f_{o}\right) \tag{8}
\end{align*}
$$

Where $I_{L}(f)$ and $I_{L}\left(f_{o}\right)$ are the rms values of load currents at $f$ and $f_{o}$ respectively. When the inverter is required to operate at 12.5 Hz , which represents the minimum operating frequency for this inverter, then $\mathrm{I}_{\mathrm{L}}(12.5)=0.307 \mathrm{I}_{\mathrm{L}}(50)$. This explains the minimum value of K at 12.5 Hz as stated in Table (3). The carrier frequency $f_{\mathrm{C}}$ of the circuit of Fig. 6 can be varied from less than 1 KHz up to 10 KHz , by adjusting the potentiometer $\mathrm{R}_{27}$. As $\mathrm{f}_{\mathrm{C}}$ increases, the load current will be smooth sinusoid. The designer must restrict this frequency when the design process is over. So far, the single-phase approach of the new strategy is done.

## 3. Three-phase design procedure

The single-phase modified PWM circuit can be generalized to build the threephase PWM circuit. Since, a complete three-phase circuit diagram is required; the

## 

design process must introduce the full hardware to install the whole system. A threephase Y-connected squirrel-cage induction motor is selected as a balanced three-phase load for this inverter. The ratings of the induction motor must be specified in order to determine the inverter ratings. A $7.5 \mathrm{KVA}, 50 \mathrm{~Hz}, 1450 \mathrm{rpm}, 380 \mathrm{~V}, 11.4 \mathrm{~A}, 0.8-\mathrm{p} . \mathrm{f}$ induction motor is selected as a load. A 630 V DC supply is sufficient to make the inverter produce the average line-to-line peak voltage ( $380 * \sqrt{ } 2=537.4 \mathrm{~V}$ ). Six IGBT modules of the type 1XGH 10 N100A are selected as solid-state switching devices. Each module includes one insulated-gate bipolar transistor (IGBT) shunted by a reverse fast recovery epitaxial diode (FRED). Fig. 7 shows the block diagram of the three-phase inverter, which is driven by the modified PWM circuit and designed for


Fig. 7 The block diagram of a three-phase inverter designed for variable AC drive purposes and driven by the modified PWM circuit.
variable AC drive purposes. The sinusoidal waveforms generation circuit produces three-phasor voltages; $1.72 \sin \omega \mathrm{t}$, $1.72 \sin \left(\omega \mathrm{t}-120^{\circ}\right)$, and $1.72 \sin \left(\omega \mathrm{t}-240^{\circ}\right)$. Where $\omega=2 \pi \mathrm{f}$ and f represents the inverter main frequency or the modulating frequency. The frequency f can be varied from 50 Hz to 12.5 Hz . These phasor-voltages are employed in the modified three-phase PWM circuit to produce the triggering signals required for the solid-state switching devices. The driving circuit includes six individual sub circuits. The power circuit consists of six IGBT-modules, a 630 V DC voltage, and a three-phase inductive load representing the proposed three-phase induction motor.

## 4. The three-phase circuit design

A complete three-phase circuitry is designed for a three-phase inverter driven by the modified PWM circuit. Fig. 8 shows the complete circuitry of this inverter. The circuit diagram is divided into four blocks coinciding with those of Fig.7. Each block includes one of the main circuits of the inverter. Obviously, these circuits are divided into sub circuits. Each sub circuit performs a certain function. The sinusoidal waveforms circuit consists of five sub circuits. The first one is a triangular waveform generator. Its output has an adjustable frequency f and constant amplitude of 2.8 V and is designated by $\mathrm{V}_{\mathrm{S} 1}$. Its frequency represents the inverter main frequency or the modulating frequency, which can be smoothly varied from 50 Hz to 12.5 Hz by adjusting the potentiometer $\mathrm{R}_{1}$. The second sub circuit is an active network designed in such a manner that the input signal $\mathrm{V}_{\mathrm{S} 1}$ will suffer a time delay of $\mathrm{T} / 4$ and its output is denoted by $\mathrm{V}_{\mathrm{S} 2}$. The third and the fourth sub circuits are identical precision triangular-to-sinusoidal waveform converters and their outputs are $1.72 \sin \omega \mathrm{t}$ and $1.72 \sin \left(\omega t-90^{\circ}\right)$ respectively. The fifth sub circuit is a summing network producing $1.72 \sin \left(\omega \mathrm{t}-120^{\circ}\right)$ and $1.72 \sin \left(\omega \mathrm{t}-240^{\circ}\right)$. Hence this circuit generates the small signal three-phase voltages $\mathrm{V}_{\mathrm{P} 1}=1.72 \sin \omega \mathrm{t}, \mathrm{V}_{\mathrm{P} 2}=1.72 \sin \left(\omega \mathrm{t}-120^{\circ}\right)$, and $\mathrm{V}_{\mathrm{P} 3}=1.72 \sin$ ( $\omega \mathrm{t}$ -

ملة بامة بالل / العلوم الصوة والنظلطية/ الحدح (3) / الملد (15) : 2008


|  |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |





## 

$240^{\circ}$ ). The second main circuit represents the modified three-phase PWM circuit. It consists of four sub circuits. The first one is a triangular waveform generator followed by a non-inverting amplifier having a voltage gain $\mathrm{K}_{2}$ specified in table 2. The output of this sub circuit represents the carrier signal $\mathrm{V}_{\mathrm{C}}$, which has the frequency $\mathrm{f}_{\mathrm{C}}$. This frequency can be adjusted by the individual potentiometer $\mathrm{R}_{71}$. The value of $\mathrm{K}_{2}$ is governed by the potentiometer $\mathrm{R}_{74}$. Note that $\mathrm{R}_{74}$ and $\mathrm{R}_{1}$ are matched and mounted on the same shaft. The second sub circuit consists of three lead phaseshifting networks and three comparators. Each lead phase-shifting network is identical to that introduced in Fig.6. The outputs of these networks are the modulating signals $\mathrm{V}_{\text {MOD1 }}, \mathrm{V}_{\text {MOD2 }}$, and $\mathrm{V}_{\text {MOD3 }}$. These signals are compared with the carrier signal $\mathrm{V}_{\mathrm{C}}$ to produce the pulse width modulated signals $\mathrm{V}_{\mathrm{PW} 1}, \mathrm{~V}_{\mathrm{PW} 2}$, and $\mathrm{V}_{\mathrm{PW} 3}$. The third sub circuit consists of three almost +0 detectors and three almost -0 detectors to the phasor voltages $\mathrm{V}_{\mathrm{P} 1}, \mathrm{~V}_{\mathrm{P} 2}$, and $\mathrm{V}_{\mathrm{P} 3}$. The positive detectors compare these phasor voltages with about 16.5 mV DC level, while the negative detectors compare a negative DC level of about -16.5 mV with the same phasor voltages. The positive detectors produce the rectangular waveforms $\mathrm{V}_{\mathrm{PPZ} 1}, \mathrm{~V}_{\mathrm{PPZ2}}$, and $\mathrm{V}_{\mathrm{PPZ3}}$, while the negative detectors produce the rectangular waveforms $\mathrm{V}_{\mathrm{PNZ1}}, \mathrm{~V}_{\mathrm{PNZ2}}$, and $\mathrm{V}_{\text {PNZ3 }}$. The positive portion of each of these rectangular waveforms is less than the negative portion. This is to avoid instantaneous commutations of the switching devices of each inverter leg. The fourth sub circuit is a digital circuit investing the three-pulse width modulated signals of the second sub circuit and the six rectangular waveforms of the third one to produce the six PWM triggering signals $\mathrm{V}_{\mathrm{Z} 1}, \mathrm{~V}_{\mathrm{Z} 2}, \mathrm{~V}_{\mathrm{Z}}, \mathrm{V}_{\mathrm{Z} 4}, \mathrm{~V}_{\mathrm{Z} 5}$, and $\mathrm{V}_{\mathrm{Z} 6}$. Each triggering signal is leading its next one by $60^{\circ}$. The third main circuit is the driving circuit. It consists of six similar sub circuits. Each of them concerns one switching device. They are designed such that the driven switching devices will be snubberless. This means that these driving circuits safely treat di/dt and dv/dt. In addition, they are limiting the total switching energy loss of each IGBT to be less than typical values. Note that the typical total switching energy loss of the IGBT used in this inverter is about 3.6 mJ at $25 \mathrm{C}^{0}$. The opto couplers offer electrical insulations between low DC voltages and high DC voltages. The final main circuit is the power circuit. It includes two sub circuits. The first one consists of six IGBT-modules and a 630 V DC voltage. For Pspice simulator purposes the effect of stray inductance is treated by adding a 100 nH inductor in series with $\mathrm{V}_{\mathrm{DC}}$. Each IGBT-module includes one IGBT and a fast recovery free-wheel diode. The IGBT is of the type 1 XGH 10 N 100 A and its ratings at $25 \mathrm{C}^{\circ}$ are $\mathrm{V}_{\text {CEmax }}=1000 \mathrm{~V}$, $\mathrm{I}_{\mathrm{C} \max }$ (continuous) $=20 \mathrm{~A}$, $\mathrm{I}_{\text {Cmax }}$ (pulsating) $=40 \mathrm{~A}, \mathrm{~V}_{\text {GEmax }}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\text {CEsat }}=3.5 \mathrm{~V}$, and $\mathrm{P}_{\text {Cmax }}=100 \mathrm{~W}$. The second sub circuit is the steady-state representation of the proposed three-phase induction motor

The circuit parameters of Fig. 8 are carefully optimized and then specified to their circuit elements. The whole system was experimented on Pspice simulator and successful results were obtained.

## 5. Results and conclusions

The single-phase and the three-phase inverters were tested on Pspice at $27 \mathrm{C}^{\circ}$. The single-phase inverter load is an inductive load representing one-phase impedance of the selected three-phase induction motor. The power circuit of the single-phase inverter is the circuit shown in Fig.1a. The DC voltage of this inverter is 315 V . The modified PWM circuit shown in Fig. 6 drives this voltage-source inverter. The singlephase inverter was tested at a carrier frequency of 3 KHz and a variable modulating frequency within the range of 50 Hz to 12.5 Hz . Fig. 9 shows the results of these tests.

## 

Note that the average value of the phase-voltage $\mathrm{v}_{\mathrm{L}}$ corresponding to each test is sinusoidal. The dotted sinusoidal waveform of Fig. 10 obviously indicates this fact.


Fig. 9 Single-phase inductive load tests at different modulating frequencies.

## مبلة بامعة بالب / العاوم الصر فة والنطبية.ة/ العدد (3) / الهلد (15) : 2008



Fig. 10 A single-phase inductive load test shows that the phase voltage average values constitute a sinusoidal waveform.

The phase voltages at different frequencies are obtained directly by multiplying the rms values of the load currents at these frequencies by their corresponding load impedances. The voltage-to-frequency ratio variations against frequency are shown in Fig.11. It is clear that this ratio is almost constant. The maximum error associating the voltage-to-frequency ratio curve is less than 4 percent. This offers the proper condition for constant maximum torque. It is possible to vary the carrier frequency until 10 KHz . Above 10 KHz , the total switching energy loss for each IGBT used in this inverter exceeds its typical value and this may constitute a real risk to the inverter. Large carrier frequency leads to smooth sinusoidal load current. This frequency must not be varied while the inverter is supplying power to the load.


Fig.11The single-phase voltage-to-frequency ratio against frequency.
Fig.12, Fig.13, and Fig. 14 show three-phase load tests applied at different modulating frequencies. These tests were applied on the three-phase inverter shown in Fig. 8 at a constant carrier frequency of 3 KHz . Two of these tests were applied at the extremes of the inverter frequency band and the third was applied one octave apart from both extremes. It is clearly seen that the load currents in all these tests are balanced and $120^{\circ}$ phase-shifted from each other. Hence, the rms value of the phase



Fig. 12 A three-phase load test applied at $f=50 \mathrm{~Hz}$ and $f_{C}=3 \mathrm{KHz}$.


## مبلة بامعة بابل / العالوم الصر فة والنطبية.ة/ العدد (3) / الهلد (15) : 2008

Fig. 13 A three-phase load test applied at $f=25 \mathrm{~Hz}$ and $f_{C}=3 \mathrm{KHz}$.


Fig. 14 A three-phase load test applied at $f=12.5 \mathrm{~Hz}$ and $\mathrm{f}_{\mathrm{C}}=\mathbf{3} \mathbf{K H z}$.
voltage for each test is directly obtained by multiplying the rms value of the phase current by its corresponding phase impedance. Fig. 15 shows the curve of voltage-tofrequency ratio against frequency for these tests. The maximum error associated with the voltage-to-frequency ratio is less than 4 percent and this situation guarantees the requirements for constant maximum torque.


## 

Fig. 15 The plot of the voltage-to-frequency ratio versus frequency corresponding to the three-phase load tests.
The phase current waveforms of Fig.12, Fig.13, and Fig. 14 seem somewhat distorted at the first half cycles and this is because of the nature of inductance current, which always starts from zero. The sinusoidal waveform appearing on the phase voltage $\mathrm{v}_{\mathrm{AB}}$ of Fig. 12 denotes the envelope constituted by its average values. The envelopes of the average values of the phase voltages $\mathrm{v}_{\mathrm{AN}}, \mathrm{v}_{\mathrm{BN}}$, and $\mathrm{v}_{\mathrm{CN}}$ are leading their corresponding phase currents $\mathrm{i}_{\mathrm{A}}$, $\mathrm{i}_{\mathrm{B}}$, and $\mathrm{i}_{\mathrm{C}}$ by the lead angle $\theta$ which is equal to the power factor angle $\varphi$.

The above tests assume the steady-state operation of the induction motor. During the starting conditions, the phase impedance of the induction motor become more resistive than its steady-state value and this is because the starting slip is much greater than steady-state slip. More resistive impedance means less time constant and this leads to the building up of phase currents having larger values sufficient for producing the required starting torque. The phase starting currents are taken into account during the design process. The IGBTs used in this inverter have pulsating current ratings more than their continuous ratings. This offers a good protection for each IGBT against starting currents.

The three-phase inverter designed here is characterized by its fast response and this is due to its real time operation. It is possible to produce very smooth sinusoidal phase currents by increasing the carrier frequency above 3 KHz . Finally, the threephase vision of the new strategy has been fulfilled. This work can be modified to comprise the operation with random loads by adding certain hardware capable of detecting the load power factor and then creating the required lead phase shifting to the modulating signals.

## References

Bao J.Y., Bai Z. H., Wang Q. S., and Zhang Z. C. (2006) A new three-phase 5-level current-source inverter. Bao et al. / J Zhejiang Univ SCIENCE A, 7: 1973-1978.
Chiasson J. N., Tolbert L. M., Mckenzie K. J., Du Z. (2005) Elimination of harmonics in a multilevel converter using the theory of symmetric polynomials and resultants. IEEE Transactions on Control Systems Technology, 13: 216-223.
Jung J. W., Dai M., and Keyhani A. (2004) Optimal control of three-phase PWM inverter for UPS systems. $35^{\text {th }}$ Annual IEEE Power Electronics Specialists Conference, Aachen Germany pp 2054-2059.
Mariethoz S. and Rufer A. (2004) Resolution and efficiency improvements for threecascade multilevel inverters. $35^{\text {th }}$ Annual IEEE Power Electronics Specialists Conference, Aachen Germany pp 4441-4446.
Millman J. and Halkias C. (1983) Integrated electronics: analogue and digital circuits and systems. McGraw-Hill, pp 911.
Rashid M. (2001) Power electronics handbook. Academic Press, pp 892.
Skvarenina T. (2001) The power electronics handbook. CRC Press, pp 626.
Thunes J., Kerkman R., Schlegel D., and Rowan T. (1997) Current regulator instabilities on parallel voltage source inverters. IEEE Industry Application Society Annual Meeting New Orleans, Louisiana, October 5-9, 1997, pp 8.
Tolbert L. M., Fang Z. P., and Habetler T. G. (2000) Multilevel PWM methods at low modulation indices. IEEE Transaction on Power Electronics, 15: 719- 725.
Tolbert L. M., Fang Z. P., Cunnyngham T., and Chiasson J. N. (2002) Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles. IEEE Transactions on Industrial Electronics, 49: 1058-1064.

